Design for Test Intern, BS - Summer 2027

Design for Test Intern, BS - Summer 2027 Marvell Technology Santa Clara, CA Apply Join or sign in to find your next job Join to apply for the Design for Test Intern, BS - Summer 2027 role at Marvell Technology Sign in with Email or New to LinkedIn?

Join now By clicking Continue to join or sign in, you agree to LinkedIn’s User Agreement, Privacy Policy, and Cookie Policy. Design for Test Intern, BS - Summer 2027 Marvell Technology Santa Clara, CA 6 days ago 148 applicants See who Marvell Technology has hired for this role Apply Join or sign in to find your next job Join to apply for the Design for Test Intern, BS - Summer 2027 role at Marvell Technology Sign in with Email or New to LinkedIn?

Join now By clicking Continue to join or sign in, you agree to LinkedIn’s User Agreement, Privacy Policy, and Cookie Policy. Save • Report this job About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world.

Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow.

For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact Marvell is looking for an entry-level Design-for-Test (DFT) intern who will help with the design, and implementation of DFT designs and reference flows.

They will coordinate and support their deployment on latest system-on-chip (SOC) designs to ensure successful delivery to end client. This work is critical to support Marvell’s current customer engagements and directly leads to Marvell’s revenue.

What You Can Expect • Understand the design requirements and customer specifications • Learn and run the defined computer-aided design (CAD) tools/flow for the assigned designs • Design and develop the SOC using Linux, TCL, Python/Perl (or other equivalent scripting languages) • Analyze, debug, and implement DFT features using defined CAD tools/flow • Collaborate with global CAD teams on design flow fixes and feature improvements • Assist in design verification efforts using ICL/PDL constructs and SV/UVM What We're Looking For • Currently enrolled in a Bachelor’s Degree in EE, CE, or a related field with an expected graduation date of Fall 2027 – Summer 2028 • Language Fluency – Fluent in English Language – written & verbal.

Preferred Qualifications • Basic understanding of Linux/Unix/BSD Internals, with experience working on multi-threaded systems • Strong programming skills in scripting languages (e.

g., TCL, Python) in a Unix type environment, with good problem-solving skills • Knowledge of SOC (system on a chip) design flow and DFT practices is a plus, e.

g., At-Speed Test, Built-in Self-Test (BIST), Automated Test Pattern Generation (ATPG), IEEE1149.6 (AC-JTAG), and IEEE1687 (IJTAG). Expected Base Pay Range (USD) 30 - 59, $ per hour.

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.

The expected base pay range for this role may be modified based on market conditions. This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success.

Additional Compensation And Benefit Elements Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments.

Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays.

Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com. Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time.

Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.

S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law.

Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.

S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. Show more Show less • Seniority level Associate • Employment type Internship • Industries Semiconductor Manufacturing Referrals increase your chances of interviewing at Marvell Technology by 2x See who you know Get notified when a new job is posted.

Set alert Sign in to set job alerts for “Design Internship” roles. Sign in with Email or New to LinkedIn? Join now By clicking Continue to join or sign in, you agree to LinkedIn’s User Agreement, Privacy Policy, and Cookie Policy.

Similar jobs • NVIDIA 2027 Internships: Hardware Design for Test (DFT) NVIDIA 2027 Internships: Hardware Design for Test (DFT) NVIDIA Santa Clara, CA 20 hours ago • Silicon Hardware Engineering - Intern, Graduate Silicon Hardware Engineering - Intern, Graduate Intel Santa Clara, CA 1 week ago • Design For Test Intern, MS - Summer 2027 Design For Test Intern, MS - Summer 2027 Marvell Technology Santa Clara, CA 2 weeks ago • ASIC Engineer Early Career - 2027, Project Leo ASIC Engineer Early Career - 2027, Project Leo Amazon Cupertino, CA 1 week ago • 2027 Undergrad Hardware Design Verification Engineering Co-op/Intern 2027 Undergrad Hardware Design Verification Engineering Co-op/Intern AMD Santa Clara, CA $64,064.

00 - $96,096.00 2 months ago • 2027 Undergrad Hardware Design Verification Engineering Co-op/Intern 2027 Undergrad Hardware Design Verification Engineering Co-op/Intern AMD San Jose, CA $64,064.

00 - $96,096.00 2 months ago • ASIC Engineer Intern ASIC Engineer Intern Hewlett Packard Enterprise Sunnyvale, CA 1 week ago • NVIDIA 2027 Internships: Hardware ASIC Design NVIDIA 2027 Internships: Hardware ASIC Design NVIDIA Santa Clara, CA 1 day ago • ASIC Engineer I, Annapurna Labs, Early Career - 2027 ASIC Engineer I, Annapurna Labs, Early Career - 2027 Annapurna Labs Cupertino, CA 1 week ago • Silicon Hardware Engineering - Intern, Bachelor’s Silicon Hardware Engineering - Intern, Bachelor’s Intel Santa Clara, CA 1 week ago • Engineering Intern - ASIC DFT (Spring 2027 Co-Op) Engineering Intern - ASIC DFT (Spring 2027 Co-Op) Rivian Palo Alto, CA 2 days ago • ASIC Engineer Intern, Summer 2027 ASIC Engineer Intern, Summer 2027 Amazon Sunnyvale, CA 1 week ago • Summer 2027 Intern, Memory Technology Summer 2027 Intern, Memory Technology Sandisk Milpitas, CA 3 days ago • Hardware (CPU, GPU, SoC, Digital Design, DV) Engineering Internship – Summer 2027 Hardware (CPU, GPU, SoC, Digital Design, DV) Engineering Internship – Summer 2027 Qualcomm Santa Clara, CA 1 week ago • Cloud Hardware Development Engineer I, Annapurna Labs, Early Career - 2027 Cloud Hardware Development Engineer I, Annapurna Labs, Early Career - 2027 Annapurna Labs Cupertino, CA 1 week ago • Design Verification Intern, BS - Summer 2027 Design Verification Intern, BS - Summer 2027 Marvell Technology Santa Clara, CA 5 days ago • Intern - Design Engineer, Pathfinding Intern - Design Engineer, Pathfinding Micron Technology San Jose, CA 3 days ago • ASIC Intern ASIC Intern Hewlett Packard Enterprise Sunnyvale, CA 1 week ago • ASIC Engineer - Early Career ASIC Engineer - Early Career Blue Origin Cupertino, CA 2 days ago • ASIC Design Engineer Intern ASIC Design Engineer Intern Meta Sunnyvale, CA 1 week ago • Memory Server System Testing Intern Memory Server System Testing Intern Renesas Electronics San Jose, CA 1 day ago • DFT Intern DFT Intern Etched San Jose, CA 2 weeks ago • ASIC Engineering Intern, Design Verification (Silicon Engineering) ASIC Engineering Intern, Design Verification (Silicon Engineering) Meta Sunnyvale, CA 1 week ago • Digital Design Engineer Intern Digital Design Engineer Intern Analog Devices San Jose, CA 2 weeks ago • ASIC Engineer ASIC Engineer Cisco San Jose, CA 2 weeks ago • Intern, VLSI Design Engineering Intern, VLSI Design Engineering Sandisk Milpitas, CA 2 weeks ago • 2027 Masters Hardware Design Verification Engineering Co-op/Intern 2027 Masters Hardware Design Verification Engineering Co-op/Intern AMD Santa Clara, CA $83,200.

00 - $124,800.00 2 months ago Show more jobs like this Show fewer jobs like this People also viewed • 2027 Masters Hardware Design Verification Engineering Co-op/Intern 2027 Masters Hardware Design Verification Engineering Co-op/Intern AMD San Jose, CA $83,200.

00 - $124,800.00 2 months ago • PCIe Design Verification Intern - Spring 2027 PCIe Design Verification Intern - Spring 2027 NVIDIA Santa Clara, CA 2 weeks ago • DFT Engineer - New College Grad DFT Engineer - New College Grad NVIDIA Santa Clara, CA 1 week ago • NVIDIA 2027 Internships: Hardware Verification NVIDIA 2027 Internships: Hardware Verification NVIDIA Santa Clara, CA 21 hours ago • 2027 Undergrad Hardware Engineering intern/co-op 2027 Undergrad Hardware Engineering intern/co-op AMD Santa Clara, CA $64,064.

00 - $96,096.00 2 months ago • 2027 Undergrad Hardware Engineering intern/co-op 2027 Undergrad Hardware Engineering intern/co-op AMD San Jose, CA $64,064.

00 - $96,096.00 2 months ago • NVIDIA 2027 Internships: Hardware Engineering NVIDIA 2027 Internships: Hardware Engineering NVIDIA Santa Clara, CA 20 hours ago • 2027 Masters Hardware Engineering intern/co-op 2027 Masters Hardware Engineering intern/co-op AMD Santa Clara, CA $83,200.

00 - $124,800.00 2 months ago • 2027 Masters Hardware Engineering intern/co-op 2027 Masters Hardware Engineering intern/co-op AMD San Jose, CA $83,200.

00 - $124,800.