CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027)

CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027) GlobalFoundries Austin, CA Apply Join or sign in to find your next job Join to apply for the CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027) role at GlobalFoundries Sign in with Email or New to LinkedIn?

Join now By clicking Continue to join or sign in, you agree to LinkedIn’s User Agreement, Privacy Policy, and Cookie Policy. CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027) GlobalFoundries Austin, CA 22 hours ago 161 applicants See who GlobalFoundries has hired for this role Apply Join or sign in to find your next job Join to apply for the CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027) role at GlobalFoundries Sign in with Email or New to LinkedIn?

Join now By clicking Continue to join or sign in, you agree to LinkedIn’s User Agreement, Privacy Policy, and Cookie Policy. Save • Report this job About GlobalFoundries GlobalFoundries (GF) is a leading manufacturer of essential semiconductors, enabling AI at scale from the cloud to the physical world.

Through deep partnerships with customers, GF delivers differentiated, powerefficient and highperformance solutions for highgrowth markets. GF is a trusted and holistic technology partner for customers around the world.

GF’s talented, global team remains focused every day on security, longevity and sustainability. For more information, visit www.gf.com. Internship Program Overview Our Interns & Co-ops are our entry-level talent pipeline for GF across the globe.

Our goal is to provide students with a meaningful work experience that will equip them with the skills to embark on a career in the fast-paced and growing semiconductor industry after graduation.

As an intern at GF, you’ll experience one-on-one mentorship, work assignments that prioritize your growth and potential, professional development opportunities, and the chance to network with executives.

Summary Of Role Join the MIPS CPU IP Engineering organization for hands-on experience in the design and verification of advanced RISC-V processor IP. You will work with CPU architects, RTL designers, and verification engineers on CPU microarchitecture, RTL implementation, functional verification, performance analysis, automation, and debug in Austin, Texas or Santa Clara, California.

Essential Responsibilities Include • Support RISC-V CPU microarchitecture and SystemVerilog RTL design and development. • Contribute to CPU functions including instruction fetch and decode, execution, load/store, caches and memory interfaces, control and status registers, exceptions, and interrupts.

• Develop verification tests, assertions, checkers, and functional coverage for CPU features. • Run CPU simulations and regressions and debug failures using logs, architectural traces, and waveforms.

• Verify processor functionality across instructions, privilege modes, memory operations, and architectural corner cases. • Support CPU power, performance, and area analysis and optimization.

• Develop Python, C/C++, or scripting-based automation to improve design, verification, regression, and debug productivity. • Document technical results and communicate findings to the engineering team.

Other Responsibilities • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.

Required Qualifications • Education – At least a sophomore at time of application and actively pursuing a Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or related field through an accredited degree program during the time of internship.

• Must have at least an overall 3.0 GPA and be in good academic standing. • Language Fluency - English (Written & Verbal) • Ability to work at least 40 hours per week during the internship.

• Coursework or project experience in digital logic design and computer architecture. • Familiarity with Verilog or SystemVerilog. • Understanding of CPU fundamentals including pipelines, instruction execution, loads/stores, caches, and memory hierarchy.

• Programming or scripting experience with Python, C/C++, or similar languages. • Strong analytical, problem-solving, and debugging skills. Preferred Qualifications • Prior related internship or co-op experience • Demonstrated prior leadership experience in the workplace, school projects, competitions, etc.

• Strong interest in leveraging AI tools and emerging technologies to enhance productivity, streamline workflows, and support effective decision-making.

• Project management skills, i.e., the ability to innovate and execute on solutions that matter; the ability to navigate ambiguity. • Strong written and verbal communication skills • Strong planning & organizational skills • Knowledge of the RISC-V Instruction Set Architecture (ISA).

• Experience with SystemVerilog/UVM, assertions, functional coverage, or constrained-random verification. • CPU architecture, microarchitecture, FPGA, ASIC, or processor-design project experience.

• Familiarity with caches, memory subsystems, privilege modes, exceptions, interrupts, or virtual memory. • Experience with simulation, waveform debug, Git, and Linux.

• Exposure to synthesis, lint, clock-domain crossing analysis, formal verification, or timing analysis. • Assembly-language programming experience. • Ability to work effectively in a collaborative engineering team.

#InternshipProgramUS Expected Salary Range $20.00 - $40.00 Expected Salary Range $0.00 - $0.00 The exact Salary will be determined based on qualifications, experience and location.

If you need a reasonable accommodation for any part of the employment process, please contact us by email at usaccommodations@gf.com and let us know the nature of your request and your contact information.

Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address.

An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.

GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential.

GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory.

All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law Show more Show less • Seniority level Internship • Employment type Full-time • Industries Semiconductor Manufacturing Referrals increase your chances of interviewing at GlobalFoundries by 2x See who you know Get notified about new Design Internship jobs in Austin, CA.

Sign in to create job alert Similar jobs • Intern, RISC-V CPU (USA) Intern, RISC-V CPU (USA) Tenstorrent Santa Clara, CA 6 days ago • Hardware (CPU, GPU, SoC, Digital Design, DV) Engineering Internship – Summer 2027 Hardware (CPU, GPU, SoC, Digital Design, DV) Engineering Internship – Summer 2027 Qualcomm Santa Clara, CA 2 days ago • CPU Micro-Architecture and RTL Design Engineer (RISC-V) CPU Micro-Architecture and RTL Design Engineer (RISC-V) Qualcomm Santa Clara, CA 4 days ago • ASIC Engineer Intern ASIC Engineer Intern Hewlett Packard Enterprise Sunnyvale, CA 3 weeks ago • CPU Design & Verification Engineer — New College Grad CPU Design & Verification Engineer — New College Grad NUVACORE Santa Clara, CA $140,000.

00 - $200,000.00 4 weeks ago • Hardware Intern - Architecture, AI HW & SoC (USA) Hardware Intern - Architecture, AI HW & SoC (USA) Tenstorrent Santa Clara, CA 6 days ago • CPU Design Engineer CPU Design Engineer Altera San Jose, CA 1 week ago • NVIDIA 2027 Internships: Computer Architecture NVIDIA 2027 Internships: Computer Architecture NVIDIA Santa Clara, CA 1 week ago • CPU IP Design & Verification Engineer – RISC-V (2027 New College Graduate) CPU IP Design & Verification Engineer – RISC-V (2027 New College Graduate) GlobalFoundries Austin, CA 16 hours ago • ASIC Engineer I, Annapurna Labs, Early Career - 2027 ASIC Engineer I, Annapurna Labs, Early Career - 2027 Annapurna Labs Cupertino, CA 2 weeks ago • ASIC Engineer Intern, Summer 2027 ASIC Engineer Intern, Summer 2027 Amazon Sunnyvale, CA 11 hours ago • ASIC Intern ASIC Intern Hewlett Packard Enterprise Sunnyvale, CA 3 weeks ago • ASIC Engineer Intern, Annapurna Labs - 2027 ASIC Engineer Intern, Annapurna Labs - 2027 Annapurna Labs Cupertino, CA 2 days ago • ASIC Engineer Early Career - 2027, Project Leo ASIC Engineer Early Career - 2027, Project Leo Amazon Cupertino, CA 11 hours ago • NVIDIA 2027 Internships: Hardware ASIC Design NVIDIA 2027 Internships: Hardware ASIC Design NVIDIA Santa Clara, CA 1 week ago • CPU Design Verification Engineer CPU Design Verification Engineer AMD Santa Clara, CA $141,760.

00 - $212,640.00 1 week ago • ASIC Engineer, Design ASIC Engineer, Design Meta Sunnyvale, CA $114,000.00 - $172,000.00 2 weeks ago • RTL / Circuit IP Design Engineer RTL / Circuit IP Design Engineer AMD San Jose, CA $166,400.

00 - $249,600.00 1 day ago • Core Performance Architect Core Performance Architect SiFive Santa Clara, CA 3 months ago • Silicon Hardware Engineering - Intern, Graduate Silicon Hardware Engineering - Intern, Graduate Intel Santa Clara, CA 2 weeks ago • CPU Design Verification Engineer - Intern CPU Design Verification Engineer - Intern RosaicLabs Inc Santa Clara, CA $30.

00 - $55.00 1 day ago • ASIC Design Engineer Intern (Video Silicon IP) - 2027 Summer ASIC Design Engineer Intern (Video Silicon IP) - 2027 Summer ByteDance San Jose, CA 1 week ago • TPU Compute RTL Design Engineer TPU Compute RTL Design Engineer Google Sunnyvale, CA 13 hours ago • ASIC Engineer Intern, Architecture ASIC Engineer Intern, Architecture Meta Sunnyvale, CA 3 days ago • CPU RTL Microarchitecture/Design Engineer - Full Time CPU RTL Microarchitecture/Design Engineer - Full Time RosaicLabs Inc Santa Clara, CA $125,000.

00 - $250,000.00 1 day ago • ASIC Design Intern ASIC Design Intern SK hynix memory solutions America Inc. San Jose, CA 1 week ago • DV Intern DV Intern Etched San Jose, CA 3 weeks ago Show more jobs like this Show fewer jobs like this People also viewed • Server Architect Server Architect Intel Santa Clara, CA 23 hours ago • Design Verification Intern, BS - Summer 2027 Design Verification Intern, BS - Summer 2027 Marvell Technology Santa Clara, CA 2 weeks ago • CPU Micro-Architect / RTL (Lead & IC Engineers) CPU Micro-Architect / RTL (Lead & IC Engineers) NUVACORE Santa Clara, CA $140,000.

00 - $300,000.