UTern

Opportunities · Internship

Design Verification Intern

Renesas Electronics · Duluth, GA

Applies on SmartRecruiters≈$13-$42/hr

Apply with Birdee.

Role overview

What you'll own

  • Design Verification Intern
  • Support in developing verification plan based on specifications.
  • Support in Verification planning, maintenance, feature extraction, verification tests, coverage and checker development.
  • Develop efficient, reusable state-of-the-art verification environments and testbench structures.

Requirements and eligibility

  • Must be currently enrolled full time in a university degree program pursing a bachelor, master, or PhD degree.
  • Familiar with at least one coding language: Verilog, System Verilog, UVM concepts.
  • Strong problem-solving abilities.
  • Must have good written and verbal cross-functional communication skills.

Preferred, not required

  •     (MSEE preferred)   Must not have graduated before September 2027.

Dates for this one

Only the dates this listing publishes. Anything it leaves out is left out here too.

Posted

Sep 29, 2026

The employer's own record

Usually listed

Checking opening history…

Filed pay record

Checking public pay records…

Verified by UTern

Last read 1 hour ago · pay stated in the listing