Opportunities · Internship
Intern - Characterization and Support (Fall 2026)
Cadence
Apply with Birdee.
- Pay
- $40-$69/hr
- When
- Fall 2026
- Where
- SAN JOSE · On-site
What you'll do
- Intern will be responsible for validating both system-level and electrical performance of internal silicon test chips.
- The intern will work cross-functionally to ensure product functionality, reliability, and successful deployment.
What they want
Required
- Strong analytical and problem-solving skills
- Currently pursuing a Bachelor's or Master’s degree in electrical engineering with 0-2 years of relevant work experience
- Excellent written and verbal communication skills
- Ability to work collaboratively in a team environment
- Candidate should be able to prove they can work fulltime hours in San Jose during the Fall.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
Nice to have
- Prior experience in the hardware semiconductor or electronics industry is a plus
- Experience with script-based test automation in Python, C or other scripting tools is a plus.
- As this role is expected to be employed in San Jose during the Fall semester, applicants should ideally be attending a local school.
Pay and perks
- The annual salary range for California is $40/hr to $69/hr.
About Cadence
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This is an on-site internship role in San Jose, California, within the Cadence DDR IP group for a Post-Silicon Validation Engineering Intern.
Full posting
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This is an on-site internship role in San Jose, California, within the Cadence DDR IP group for a Post-Silicon Validation Engineering Intern. (local candidates will be considered)
Intern will be responsible for validating both system-level and electrical performance of internal silicon test chips.
The role includes debugging silicon issues in close collaboration with analog and digital design teams, and delivering high-quality characterization reports.
The intern will work cross-functionally to ensure product functionality, reliability, and successful deployment.
The candidate is expected to be strongly motivated by the prospect of driving system and electrical testing efforts for identifying silicon issues and being involved in debug efforts for the same.
Very good fundamentals in analog and digital electronics, RTL, Signal integrity, control systems.
Strong analytical and problem-solving skills
Requirements
Currently pursuing a Bachelor's or Master’s degree in electrical engineering with 0-2 years of relevant work experience
Excellent written and verbal communication skills
Ability to work collaboratively in a team environment
Prior experience in the hardware semiconductor or electronics industry is a plus
Experience with script-based test automation in Python, C or other scripting tools is a plus.
As this role is expected to be employed in San Jose during the Fall semester, applicants should ideally be attending a local school. Candidate should be able to prove they can work fulltime hours in San Jose during the Fall. Also need to have legal authorization to work in the US.
The annual salary range for California is $40/hr to $69/hr. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
We’re doing work that matters. Help us solve what others can’t.
Dates for this one
Only the dates this listing publishes. Anything it leaves out is left out here too.
Posted
Aug 28, 2026
The employer's own record
Usually listed
Checking opening history…
Filed pay record
Checking public pay records…
Verified by UTern
Last read under an hour ago · pay stated in the listing
More at Cadence
Other roles this employer has live right now.