UTern

Opportunities · Internship · Summer 2027

Analog Layout Intern, BS - Summer 2027

Marvell Technology · Irvine, CA

Aggregator listingSeen first yesterday≈$23-$49/hr

Role overview

What you'll own

  • You'll be part of a small, high-impact analog layout team working alongside global colleagues in Argentina, Singapore, the U.
  • Collaborate closely with Analog IC Designers to refine, debug, and iterate on layouts until they meet target specifications
  • Contribute to the development of next-generation semiconductor IP across advanced process nodes (for example, , TSMC N2/N3)

Requirements and eligibility

  • Currently pursuing a Bachelor's Electrical Engineering, Computer Engineering, or a related field with an expected graduation date between Fall 2027
  • Summer 2028
  • Fundamental understanding of electrical engineering concepts, including analog circuit theory and microelectronics
  • Coursework or hands-on experience in analog design, IC layout, or VLSI design — whether through degree coursework, summer programs, or technical training

Dates for this one

Only the dates this listing publishes. Anything it leaves out is left out here too.

Posted

Sep 23, 2026

The employer's own record

Usually listed

Checking opening history…

Filed pay record

Checking public pay records…

Verified by UTern

Last read 8 hours ago · pay stated in the listing

More at Marvell Technology

Other roles this employer has live right now.